# Asst. Prof. BURAK ÜNAL

## **Personal Information**

Email: unal.burak@agu.edu.tr Web: https://avesis.agu.edu.tr/unal.burak

International Researcher IDs ORCID: 0000-0002-9357-5879 ScopusID: 57191926534 Yoksis Researcher ID: 312422

#### **Biography**

Dr. Burak Ünal received the B.Sc. degree (Hons.) in Electrical and Electronics Engineering from Erciyes University, Kayseri, Turkey, in 2008, the M.Sc. and Ph.D. degree in Electrical and Computer Engineering from the University of Arizona, Tucson, AZ, USA, in 2013, and 2019. His current research interests include design, development, and analysis of low-complexity iterative decoding algorithms for error correction codes (low-density parity check) and their efficient hardware architectures.

## **Education Information**

Doctorate, The University of Arizona, Faculty of Engineering , Department of Electrical and Computer Engineering, United States Of America 2013 - 2019

#### Courses

Digital Design , Undergraduate, 2023 - 2024, 2022 - 2023, 2021 - 2022, 2020 - 2021 High Performance Computing, Postgraduate, 2023 - 2024, 2022 - 2023 System on Chip Design, Undergraduate, 2024 - 2025, 2023 - 2024, 2022 - 2023

## Published journal articles indexed by SCI, SSCI, and AHCI

 I. Hardware Implementation and Performance Analysis of Resource Efficient Probabilistic Hard Decision LDPC Decoders
 ÜNAL B., Akoglu A., Ghaffari F., Vasic B.
 IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, vol.65, no.9, pp.3074-3084, 2018 (SCI-Expanded)

#### **Refereed Congress / Symposium Publications in Proceedings**

 I. Design of High Throughput FPGA-Based Testbed for Accelerating Error Characterization of LDPC Codes
 Unal B., Hassan M. S., Mack J., Kumbhare N., Akoglu A.
 2019 International Conference on Reconfigurable Computing and FPGAs, ReConFig 2019, Cancun, Mexico, 9 - 11 December 2019

- II. Accelerated Shadow Detection and Removal Method
  Richter E., Raettig R., Mack J., Valancius S., Unal B., Akoglu A.
  16th IEEE/ACS International Conference on Computer Systems and Applications (AICCSA), Abu Dhabi, United Arab
  Emirates, 3 07 November 2019
- III. Efficient FPGA implementation of probabilistic gallager B LDPC decoder
  Ghaffari F., ÜNAL B., Akoglu A., Le K., Declercq D., Vasic B.
  2017 24th IEEE International Conference on Electronics, Circuits and Systems (ICECS), Batumi, Georgia, 5 08
  December 2017
- IV. Analysis and implementation of resource efficient probabilistic Gallager B LDPC decoder
  ÜNAL B., Ghaffari F., Akoglu A., Vasic B., Declercq D.
  2017 15th IEEE International New Circuits and Systems Conference (NEWCAS), Strasbourg, France, 25 28 June
  2017
- V. Resource efficient real-time processing of Contrast Limited Adaptive Histogram Equalization ÜNAL B., Akoglu A.
   2016 26th International Conference on Field Programmable Logic and Applications (FPL), Lausanne, Switzerland, 29 August - 02 September 2016

## **Supported Projects**

Ünal B., Baran A., TUBITAK Project, 5G YENİ RADYO UYUMLU LDPC TABANLI FİZİKSEL KATMAN İLERİ HATA DÜZELTME IP ÇEKİRDEK GELİŞTİRME, 2021 - 2023

#### Metrics

Publication: 6 Citation (WoS): 6 Citation (Scopus): 13 H-Index (WoS): 1 H-Index (Scopus): 1